Selecting an Optimal Interconnect Network for PARSEC
نویسنده
چکیده
In this paper we investigate the communication performance of three high end supercomputers from the National Energy Research Scientific Computing Center (NERSC), and discover which machine allows for the optimal scaling for the large scale, scientific code PARSEC. Our first step is to discover the relevant message passing function calls that PARSEC makes use of so that we can test appropriate communication properties on each of the systems. We then discover the execution time for each of the relevant message passing calls by executing a small benchmark on each machine while increasing the number of processors between 32 and 256 by a factor of two in each step. These results are then used to hypothesize which machine should allow for the greatest speedup for PARSEC. This theory is tested by actually executing the PARSEC code on all three systems while increasing the number of processors. The specific machines (and interconnects) used are: Cray XT4 (Cray SeaStar2), IBM p575 (IBM Federation), and IBM SP RS/6000 (IBM Colony). Lastly, the setup of the communication backbone is investigated so that we can understand why the different architectures perform better/worse than others, and the specific protocols that the supercomputers use is presented, along with a discussion of how they work.
منابع مشابه
Chaotic Test and Non-Linearity of Abnormal Stock Returns: Selecting an Optimal Chaos Model in Explaining Abnormal Stock Returns around the Release Date of Annual Financial Statements
For many investors, it is important to predict the future trend of abnormal stock returns. Thus, in this research, the abnormal stock returns of the listed companies in Tehran Stock Exchange were tested since 2008- 2017 using three hypotheses. The first and second hypotheses examined the non-linearity and non-randomness of the abnormal stock returns ′ trend around the release date of annual fin...
متن کاملSegment Gating for Static Energy Reduction with Introspective Networks-on-Chip Undergraduate Honors Thesis
Chip multiprocessors (CMPs) have emerged as a primary vehicle for overcoming the limitations of uniprocessor scaling, with power constraints now representing a key factor of CMP design. Recent studies have shown that the on-chip interconnection network (NOC) can consume as much as 36% of overall chip power. To date, researchers have employed several techniques to reduce power consumption in the...
متن کاملSelecting Microarchitecture Configuration of Processors for Internet of Things
The Internet of Things (IoT) makes use of ubiquitous internet connectivity to form a network of everyday physical objects for purposes of automation, remote data sensing and centralized management/control. IoT objects need to be embedded with processing capabilities to fulfill these services. The design of processing units for IoT objects is constrained by various stringent requirements, such a...
متن کاملSelecting a routing strategy for your ad hoc network
In this paper we investigate the performance of routing strategies in ad hoc networks. An ad hoc network operates without a central entity or infrastructure, and is composed of highly mobile network hosts. In this environment, routes tend to be multihop and routing protocols are faced with host mobility and bandwidth constraints. In recent years, numerous routing protocols of different styles h...
متن کاملOptimization of the Cost Function in the Drilling of Oil Well Network by Balas Algorithm
The most costly operation in the oil exploration is the well network drilling. One of the most effective ways to reduce the cost of drilling networks is decreasing the number of the required wells by selecting the optimum situation of the rig placement. In this paper, Balas algorithm is used as a model for optimizing the cost function in oil well network, where the vertical and directional dril...
متن کامل